## Digital Phase Shifter

6-Bit, 12-14GHz

## Features

- 6 Bit Digital Phase Shifter
- $360^{\circ}$ Coverage with LSB $=5.6^{\circ}$
- Integrated CMOS Driver
- Serial or Parallel Control
- Low RMS Phase Error: $2^{\circ}$
- Minimal Attenuation Variation over Phase Shift Range
- Low RMA Attenuation Error: 0.4 dB
- EAR99
- Lead-Free 4 mm 24-Lead PQFN Package
- RoHS* Compliant


## Description

The MAPS-011007 is a GaAs pHEMT 6-bit digital phase shifter with an integrated CMOS driver in a 4 mm PQFN plastic surface mount package. Step size is $5.6^{\circ}$ providing phase shift from $0^{\circ}$ to $360^{\circ}$ in $5.6^{\circ}$ steps. This design has been optimized to minimize variation in attenuation over the phase shift range.

The MAPS-011007 is ideally suited for use where high phase accuracy with minimum loss variation over the phase shift range are required. The 4 mm PQFN package provides a smaller footprint than is typically available for a digital phase shifter with an internal driver. Typical applications include communications antennas and phased array radars.

## Ordering Information ${ }^{1}$

| Part Number | Package |
| :---: | :---: |
| MAPS-011007 | Bulk |
| MAPS-011007-TR0500 | 500 piece reel |
| MAPS-011007-001SMB | Sample Test Board |

1. Reference Application Note M513 for reel size information.

## Functional Schematic



## Pin Configuration ${ }^{2}$

| Pin No. | Function | Pin No. | Function |
| :---: | :---: | :---: | :---: |
| 1 | VEE | 13 | GND |
| 2 | P/S | 14 | RF OUT |
| 3 | GND | 15 | GND |
| 4 | GND | 16 | GND |
| 5 | RF IN | 17 | SER OUT |
| 6 | GND | 18 | VCC |
| 7 | GND | 19 | D6 |
| 8 | GND | 20 | D5 |
| 9 | GND | 21 | D4 |
| 10 | GND | 22 | D3 or LE |
| 11 | GND | 23 | D2 or CLK |
| 12 | GND | 24 | D1 or SER IN |

2. The exposed pad centered on the package bottom must be connected to RF and DC ground.
[^0]1

[^1]
## Electrical Specifications:

Freq. $=1.2-1.4 \mathrm{GHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{Z}_{0}=50 \Omega, \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$

| Parameter | Test Conditions | Units | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Power ${ }^{3}$ | 1.2 -1.4 GHz | dBm | - | - | +25 |
| Insertion Loss (Any Phase State) | Any Phase State | dB | - | 3.8 | 5.4 |
| Attenuation Variation | Across All Phase States | dB | - | $\pm 0.5$ | - |
| RMS Attenuation Error ${ }^{4}$ | All Values Relative to Insertion Loss at Reference Phase | dB | - | 0.4 | - |
| RMS Phase Error ${ }^{4}$ | All Values Relative to Reference Phase | deg | - | 2 | - |
| Phase Accuracy Relative to Reference Loss State | 5.6 Degree Bit <br> 11.2 Degree Bit 22.5 Degree Bit 45 Degree Bit 90 Degree Bit 180 Degree Bit Sum of All Bits | deg | $\begin{aligned} & \text { - } \\ & \text { - } \\ & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{gathered} \pm 0.5 \\ \pm 0.3 \\ \pm 1 \\ \pm 2 \\ \pm 2 \\ \pm 1 \\ \pm 4 \end{gathered}$ | - - - - |
| VSWR | $\begin{gathered} \text { RF IN } \\ \text { RF OUT } \end{gathered}$ | Ratio | - | $\begin{aligned} & 1.4: 1 \\ & 1.4: 1 \end{aligned}$ | - |
| 1 dB Compression | Reference State | dBm | - | 30 | - |
| Input IP3 | Two-tone inputs up to +5 dBm | dBm | - | 48 | - |
| $\mathrm{T}_{\text {RISE }}, \mathrm{T}_{\text {FALL }}$ | 10\% to $90 \%$ RF, $90 \%$ to $10 \%$ RF | ns | - | 50 | - |
| $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{EE}} \end{aligned}$ | - | V | $\begin{gathered} 3.0 \\ -5.5 \end{gathered}$ | $\overline{-5.0}$ | $\begin{array}{r} 5.5 \\ -3.0 \end{array}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | LOW-level input voltage HIGH-level input voltage | V | $\begin{gathered} 0.0 \\ 0.7 \times V_{C C} \end{gathered}$ | - | $\begin{gathered} 0.3 \times V_{C C} \\ V_{C C} \end{gathered}$ |
| $\mathrm{I}_{\text {IN }}($ Input Control Current) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | $\mu \mathrm{A}$ | - | 1 | - |
| $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ | For serial out; $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ <br> For serial out; $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ | V | $\mathrm{V}_{\text {CC }}-0.2$ | - | $\overline{0.2}$ |
| Icc (Quiescent Supply Current) | Vcntrl $=\mathrm{V}_{\text {cc }}$ or GND | $\mu \mathrm{A}$ | - | - | 5 |
| $\mathrm{I}_{\text {EE }}$ | $V_{\text {EE }}$ min to max $\mathrm{Vin}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}}$ | mA | -1.0 | -0.1 | - |

3. Maximum operating power is the maximum power where the specifications are guaranteed.
4. RMS is calculated across all 63 amplitude or phase states relative to the amplitude or phase in the $0^{\circ}$ phase state at a given frequency.
[^2]Absolute Maximum Ratings ${ }^{5,6}$

| Parameter | Absolute Maximum |
| :---: | :---: |
| Input Power <br> $1.2-1.4 \mathrm{GHz}$ | +27 dBm |
| $\mathrm{V}_{\mathrm{CC}}$ | $-0.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq+7.0 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{EE}}$ | $-7.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{EE}} \leq+0.5 \mathrm{~V}$ |
| $\mathrm{D} 1-\mathrm{D} 6, \mathrm{P} / \mathrm{S}, \mathrm{LE}, \mathrm{CLK}$ or <br> SER IN | $-0.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{VCC}+0.5 \mathrm{~V}$ |
| SER OUT | $-0.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

5. Exceeding any one or combination of these limits may cause permanent damage to this device.
6. M/A-COM Technology Solutions does not recommend sustained operation near these survivability limits.

## Handling Procedures

Please observe the following precautions to avoid damage:

## Static Sensitivity

Gallium Arsenide and Silicon Integrated Circuits are sensitive to electrostatic discharge (ESD) and can be damaged by static electricity. Proper ESD control techniques should be used when handling these devices.

## Sample Board Header Pin Labels



## Typical Performance Curves

RFIN Return Loss vs. Frequency (All States)


Mean RMS Phase Error vs. Frequency


Phase Error (degrees) vs. State


4
ADVANCED: Data Sheets contain information regarding a product M/A-COM Technology Solutions is considering for development. Performance is based on target specifications, simulated results, and/or prototype measurements. Commitment to develop is not guaranteed.
PRELIMINARY: Data Sheets contain information regarding a product M/A-COM Technology
Solutions has under development. Performance is based on engineering tests. Specifications are typical. Mechanical outline has been fixed. Engineering samples and/or test data may be available Commitment to produce in volume is not guaranteed.

RFout Return Loss vs. Frequency (All States)


Mean RMS Amplitude Error vs. Frequency


Amplitude Error (dB) vs. State


## Typical Performance Curves

## Amplitude Variation vs. Phase State



RMS Phase Error vs. Input Power @ 1.3 GHz


Phase Shift vs. Frequency (All States)


| $\begin{aligned} & -5.6^{\circ} \\ & =-11.2^{\circ} \\ & -16.8^{\circ} \end{aligned}$ |  | -- $230.6^{\circ}$ - $236.2^{\circ}$ $-241.8^{\circ}$ | $\begin{array}{r}--343.1^{\circ} \\ -\quad 348.7^{\circ} \\ \hline\end{array}$ |
| :---: | :---: | :---: | :---: |
| - $22.5{ }^{\circ}$ | ----1350 | ---247.5 ${ }^{\circ}$ |  |
| --- - $28.1^{\circ}$ | - - - 140.6 $6^{\circ}$ | --- $253.11^{\circ}$ |  |
| - - $33.7^{\circ}$ | - - $146.2^{\circ}$ | - - $258.7^{\circ}$ |  |
| - $\quad 39.3{ }^{\circ}$ | - $151.8^{\circ}$ | --- $264.3^{\circ}$ |  |
| - $45^{\circ}$ | ---- 157.5 ${ }^{\circ}$ | ---- $270^{\circ}$ |  |
| ------ $50.6{ }^{\circ}$ | ------ $163.1^{\circ}$ | ------ $275.6^{\circ}$ |  |
| ---------56. $56 .{ }^{\circ}$ | --------- $168.7^{\circ}$ | ---------281. $2^{\circ}$ |  |
| - $61.88^{\circ}$ | - $174.3^{\circ}$ | - $286.8^{\circ}$ |  |
| --67.5 ${ }^{\circ}$ | - ${ }^{180^{\circ}}$ | -- $292.5^{\circ}$ |  |
| $--73.1^{\circ}$ | - - 185.60 ${ }^{\circ}$ | - - 298.10 ${ }^{\circ}$ |  |
| --78.7 ${ }^{\circ}$ | -- $191.2^{\circ}$ | -- 303.70 ${ }^{\circ}$ |  |
| $\cdots-84.3^{\circ}$ | $\cdots \cdots 196.8^{\circ}$ | - - - - 309.30 ${ }^{\circ}$ |  |
| $-90^{\circ}$ | - $202.5^{\circ}$ | - $315^{\circ}$ |  |
| $---95.6^{\circ}$ <br> $-\quad 101.2$ <br> -10.2 | ---- $208.1^{\circ}$ | ---- $320.6{ }^{\circ}$ |  |
| $\begin{aligned} 101.2^{\circ} \\ =-=-=-106.8^{\circ} \end{aligned}$ |  | ----- $326.2^{\circ} 8^{\circ}$ |  |
| ---------112.5 ${ }^{\circ}$ | --------- $2255^{\circ}$ | ---------337.5 ${ }^{\circ}$ |  |

- North America Tel: 800.366.2266 • Europe Tel: +353.21.244.6400 India Tel: +91.80.43537383 - China Tel: +86.21.2407.1588 Visit www.macomtech.com for additional data sheets and product information. changes to the product(s) or information contained herein without notice.


## Modes of Operation: Serial and Direct Parallel

## Serial Mode

The serial control interface (SERIN, CLK, LE, SEROUT) is compatible with the SPI protocol. SPI mode is activated when P/S is kept high. The 6-bit serial word must be loaded with the MSB first. After shifting in the 6 bit word, a rising edge on LE will set the phase shifter to the desired state. While LE is high the CLK is masked to protect the data while implementing the change. SEROUT is SERIN delayed by 6 clock cycles.

When P/S is low, the serial control interface is disabled. When P/S is set high, Pins 22, 23, and 24 have the LE, CLK, and SER IN function.

In serial mode operation, the outputs will stay constant while LE is kept low.

## Direct Parallel Mode

The parallel mode is enabled when P/S is set low. In the direct parallel mode, the phase shifter is controlled by the parallel control inputs directly. When P/S is set low, Pins 22, 23, and 24 have the D3, D2, and D1 function.

Mode Truth Table

| P/S | LE | Mode |
| :---: | :---: | :---: |
| 1 | $X$ | Serial |
| 0 | N/A | Direct Parallel |

Truth Table (Digital Phase Shifter) ${ }^{7}$

| D6 | D5 | D4 | D3 | D2 | D1 | Phase Shift |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | Loss, Reference |
| 0 | 0 | 0 | 0 | 0 | 1 | 5.6 deg |
| 0 | 0 | 0 | 0 | 1 | 0 | 11.2 deg |
| 0 | 0 | 0 | 1 | 0 | 0 | 22.5 deg |
| 0 | 0 | 1 | 0 | 0 | 0 | 45 deg |
| 0 | 1 | 0 | 0 | 0 | 0 | 90 deg |
| 1 | 0 | 0 | 0 | 0 | 0 | 180 deg |
| 1 | 1 | 1 | 1 | 1 | 1 | 354.4 deg |

7. $0=$ CMOS Low; $1=$ CMOS High, $X$ is CMOS Low or High

## Serial Interface Timing Characteristics

| Symbol | Parameter | Typical Performance |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |  |
| $\mathrm{t}_{\text {sck }}$ | Min. Serial Clock Period | 100 | 100 | 100 | ns |
| $\mathrm{t}_{\mathrm{cs}}$ | Min. Control Set-up Time | 20 | 20 | 20 | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Min. Control Hold Time | 20 | 20 | 20 | ns |
| $\mathrm{t}_{\text {LS }}$ | Min. LE Set-up Time | 10 | 10 | 10 | ns |
| $\mathrm{t}_{\text {LEW }}$ | Min. LE Pulse Width | 10 | 10 | 10 | ns |
| $t_{L H}$ | Min. Serial Clock Hold Time from LE | 10 | 10 | 10 | ns |
| $\mathrm{t}_{\text {LES }}$ | Min. LE Pulse Spacing | 630 | 630 | 630 | ns |

6

- North America Tel: 800.366.2266 - Europe Tel: +353.21.244.6400
- India Tel: +91.80.43537383 • China Tel: +86.21.2407.1588

Visit www.macomtech.com for additional data sheets and product information.

## Functionality Modes of Operation: Serial and Direct Parallel

## Serial Input Interface Timing Diagram



Lead Free 4 mm 24-Lead PQFN ${ }^{\dagger}$


[^3]
[^0]:    * Restrictions on Hazardous Substances, European Union Directive 2002/95/EC.

[^1]:    - North America Tel: 800.366.2266 • Europe Tel: +353.21.244.6400
    - India Tel: +91.80.43537383
    - China Tel: +86.21.2407.1588

    Visit www.macomtech.com for additional data sheets and product information.

[^2]:    - North America Tel: 800.366.2266 • Europe Tel: +353.21.244.6400

    India Tel: +91.80.43537383 - China Tel: +86.21.2407.1588

    Visit www.macomtech.com for additional data sheets and product information.

[^3]:    ${ }^{\dagger}$ Reference Application Note S2083 for lead-free solder reflow recommendations.
    Meets JEDEC moisture sensitivity level 1 requirements.
    Plating is $100 \%$ matte tin over copper.

